Elongated source/drain region structure in finfet device

ABSTRACT

A semiconductor device includes a semiconductor substrate, an n-type fin field effect transistor. The n-type fin field effect transistor includes a fin structure, a gate stack, and a source/drain region. The gate stack includes a gate dielectric and a gate electrode. The gate dielectric is disposed in between the fin structure and the gate electrode. The source/drain region includes an epitaxial structure and an epitaxy coat covering the epitaxial structure. The epitaxial structure is made of a material having a lattice constant larger than a channel region. The epitaxy coat is made of a material having a lattice constant lower than the channel region.

PRIORITY CLAIM AND CROSS-REFERENCE

This application claims priority to U.S. Provisional Application Ser. No. 62/427,945, filed Nov. 30, 2016, which is herein incorporated by reference.

BACKGROUND

The source/drain regions of a fin-field effect transistor (finFET) are commonly formed by epitaxy growing. Different materials are used for n-type metal-oxide-semiconductor (MOS) and p-type MOS. For example, the nMOS transistor source/drain regions are formed with silicon phosphate (SiP), and the pMOS transistor source/drain regions are formed with silicon germanium (SiGe).

Source/drain regions grown with silicon phosphate, however, suffer from drawbacks. Silicon phosphate grows in an isotropic manner. It means the silicon phosphate very often expands in lateral direction. If the silicon phosphate cannot be contained in its predetermined region, the lateral expansion can lead to serious problems. For example, when the silicon phosphate source/drain regions are formed first and followed by the formation of the silicon germanium source/drain regions. The recessing of the pMOS fin structure may cause damage to the laterally expanding nMOS source/drain regions (i.e., the silicon phosphate structure).

BRIEF DESCRIPTION OF THE DRAWINGS

Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is noted that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.

FIG. 1 is a flow chart illustrating a method of fabricating finFET device in accordance with some embodiments of the instant disclosure;

FIGS. 2-13 are perspective views and cross-sectional views illustrating intermediate stages in the fabricating of finFETs in accordance with some embodiments of the instant disclosure;

FIG. 14A is a cross-sectional view along Y-Y of finFET 10 in FIG. 13;

FIG. 14B is a cross-sectional view along Y-Y of finFET 30 in FIG. 13;

FIG. 15A is an enlarged view of a portion A of FIG. 11; and

FIG. 15B is an enlarged view of a portion B of FIG. 13B.

DETAILED DESCRIPTION

The following disclosure provides many different embodiments, or examples, for implementing different features of the provided subject matter. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. For example, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed between the first and second features, such that the first and second features may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed.

Further, spatially relative terms, such as “beneath,” “below,” “lower,” “above,” “upper” and the like, may be used herein for ease of description to describe one element or feature's relationship to another element(s) or feature(s) as illustrated in the figures. The spatially relative terms are intended to encompass different orientations of the device in use or operation in addition to the orientation depicted in the figures. The apparatus may be otherwise oriented (rotated 90 degrees or at other orientations) and the spatially relative descriptors used herein may likewise be interpreted accordingly.

Referring to FIG. 1, a flow chart of a method 100 of fabricating a semiconductor device in accordance with some embodiments of the instant disclosure. The method begins with operation 110 in which a first fin structure and a second fin structure are formed on a semiconductor substrate. The method continues with operation 120 in which a gate stack is formed across the first fin structure and the second fin structure. Subsequently, operation 130 is performed. A portion of the first fin structure is removed to form a first recess. The method continues with operation 140 in which a first epitaxy structure is formed in the first recess. The first epitaxy structure includes a p-type stressor. The method continues with operation 150 in which an epitaxy coat is formed on the first epitaxy structure. The epitaxy coat includes an n-type stressor. The method continues with operation 160 in which a portion of the second fin structure is removed to form a second recess. The method continues with operation 170 in which a second epitaxy structure is formed in the second recess. The second epitaxy structure includes the p-type stressor.

A fin field-effect transistor (FinFET) embodiment and the method of forming the same are presented. The intermediate stages of manufacturing the embodiment are illustrated. The variations of the embodiment are discussed. Throughout the various views and illustrative embodiments, like reference numbers are used to designate like elements.

FIGS. 2 to 12 are perspective and cross-sectional views of a method for manufacturing a semiconductor device at various stages in accordance with some embodiments of the present disclosure. Referring to FIG. 2, a fin structure is formed. The FinFET includes a semiconductor substrate 20, which may be a silicon semiconductor substrate, a germanium semiconductor substrate, or a semiconductor substrate formed of other semiconductor materials. The semiconductor substrate 20 may be doped with a p-type or an n-type impurity. Isolation regions such as shallow trench isolation (STI) regions 22 may be formed in or over the semiconductor substrate 20. The fin structures 124 and 324 are formed above top surfaces of the STI regions 22. In some embodiments, the fin structures 124 and 324 are formed by recessing top portions of semiconductor substrate 20 between neighbouring the STI regions 22 to form recesses, and re-growing fin in the recesses. Top portions of the STI regions 22 may then be removed, while bottom portions of the STI regions 22 are not, so that the top portion of the re-grown fin between neighbouring the STI regions 22 becomes the fin structures 124 and 324. In some embodiments, the fin structures 124 and 324 are formed by patterning and etching the semiconductor substrate 20 to form recesses. Dielectric material then fills between the recesses to form the STI regions 22.

The fin structures 124 and 324 may have channel dopings. The fin structures 124 may be doped with an n-type impurity such as phosphorous, while the fin structure 324 may be doped with a p-type impurity such as boron. The semiconductor substrate 20 includes a portion in PMOS device region 10 and a portion in NMOS device region 30. The fin structures 124 and 324 are in the PMOS device region 10 and the NMOS device region 30 respectively.

Referring to FIG. 3, gate dielectric layer 42 and gate electrode layer 44 are deposited in both PMOS device region 10 and NMOS device region 30 and over the fin structures 124 and 324. In some embodiments, the gate dielectric layer 42 is formed of a high-k dielectric material. The exemplary high-k materials may have k values larger than about 4.0, or even larger than about 7.0, and my include aluminium-containing dielectrics such as Al₂O₃, HfAlO, HfAlON, AlZrO, Hf-containing materials such as HfO₂, HfSiO_(x), HfAlO_(x), HfZrSiO_(x), HfSiON, and/or other materials such as LaAlO₃ and ZrO₂. The gate electrode layer 44 is formed on the gate dielectric layer 42 and may include metal.

Referring to FIG. 4, the gate electrode layer 44 and gate dielectric layer 42 are patterned to form gate stacks. The gate stack in the PMOS device region 10 includes the gate electrode 144 and the gate dielectrics 142. The gate stack in the NMOS device region 30 includes the gate electrode 344 and the gate dielectric 342. Each of the fin structures 124 and 324 thus has portions that are uncovered by the gate stacks. In some embodiments, a gate-last process is employed. In this case, a dummy gate layer is used to replace the gate electrode layer. Dummy gate layer is later removed after gate spacers are formed, and gate electrode the fills in the space left by the dummy gate layer.

Referring to FIG. 5, gate spacers 146 and 346 are formed. PMOS device region 10 and NMOS device region 30 are shown separately for the sake of clarity. Spacer layer is deposited on the gate electrodes 144 and 344, uncovered fin structures 124 and 324, and over the STI regions 22. Spacer layer is then pattern to form gate spacers 146 and 346 around the gate stacks and leaving portions of fin structures 124 and 324 exposed again as shown in FIG. 5.

Referring to FIG. 6, first recesses 350 are formed. The exposed portions of the fin structure 324 are not covered by the gate dielectric 342, gate electrode 344 and gate spacers 346 in NMOS device region 30. The exposed portions of the fin structure 324 may be removed by, for example, a dry etch. The covered portions of the fin structure 324 are not removed. Slight consumption of covered portions of the fin structure 324 may occur during etching process as illustrated in FIG. 6. The spaces left by the removed portions of the fin structure 324 are referred to as first recesses 350. First recesses 350 may have bottoms level with top surfaces 25 of the STI regions 22. Alternatively, the bottoms of first recesses 350 may be lower than top surfaces 25 of the STI regions 22 as shown in FIG. 6. PMOS device region 10 is covered by a mask layer 52, for example, photo resist. The exposed portions of fin structure 124 are not removed and remain in PMOS device region 10 due to the protection of the mask layer 52.

FIG. 7 illustrates a cross-sectional view of the structure shown in FIG. 6. The cross-sectional view of PMOS device region 10 is obtained in a vertical plane crossing line X-X in FIG. 6, while the cross-sectional view of NMOS device region 30 is obtained in a vertical plane crossing X′-X′ in FIG. 6. Subsequent FIGS. 8 and 9 that illustrate the cross-sectional views of PMOS device region 10 and NMOS device region 30 are in a same plane.

Referring to FIG. 7, the first recesses 350 have bottoms lower than top surfaces 25 of the STI regions 22. The covered portions of the fin structure 324 is slightly consumed, while gate dielectric 352, gate electrode 354, and gate spacers 356 remain on the remaining the fin structure 324.

Next, as shown in FIG. 8, the PMOS device region 10 is covered, and first epitaxy structures 362 are epitaxially grown in the first recesses 350. The term “epitaxy”, “epitaxial”, and “epitaxially grown” hereinafter referred to the growth on a crystalline substrate of a crystalline substance that mimics the orientation of the substrate, but the final product may not be crystalline. The first epitaxy structures 362 have a lattice constant greater than the lattice constant of the fin structure 324. During the epitaxial process of forming the first epitaxy structures 362, p-type dopants (impurities) such as germanium and boron may be doped with the proceeding epitaxial processes. The dopant concentration in terms of surface distribution may be between about 5%/cm³ and 10%/cm³. In some embodiments, low temperature condition is applied during first epitaxy structures 362 formation. The temperature is lower than about 600° C. to allow the first epitaxy structures 362 to grow faster along <111> plane. Due to the selection of dopant, low temperature condition, and fine regulation of dopant concentration during epitaxy process, the first epitaxy structures 362 grow slower along <100> plane, and therefore elongated bar like first epitaxy structures 362 are formed. The first epitaxy structures 362 fill in the first recesses 350 and grow high in a direction that is away from the semiconductor substrate 20. In some embodiments, the first epitaxy structure 362 may have slanting sidewalls that taper gradually toward top surface. The first epitaxy structures 362 have a width measured between two the STI regions 22 and a height measured from bottoms of first recesses 350. The width is much smaller than the height to create slim bar like structures protruding over surfaces 25 of the STI regions 22.

Referring to FIG. 9, epitaxy coats 372 are formed. Epitaxy coats 372 are epitaxially grown over the first epitaxy structures 362. Epitaxy coats 372 have a lattice constant smaller than the lattice constant of the fin structure 324. During the epitaxial process of forming the epitaxy coats 372, n-type dopants (impurities) such as phosphorous and/or arsenic may be in-situ doped when epitaxial growth proceeds. Sidewalls and top surfaces of the first epitaxy structures 362 are blanked by epitaxy coats 372. Epitaxy coats 372 conform to outline of first epitaxy structures 362, resembling horseshoes crossing over first epitaxy structures 362. Source and drain (referred to as source/drain hereinafter) regions 380 of NMOS device region 30 are then formed. Source/drain regions 380 are also alternatively referred to as source/drain stressors 380 and may have a lattice constant smaller than the lattice constant of the fin structure 324. With the lattice constant of the source/drain regions 380 being smaller than that of the fin structure 324, the source/drain regions 380 apply a tensile stress to the fin structure 324, which forms the channel region of the resulting n-type FinFET device.

Referring to FIG. 15A, an enlarged view of portion A in FIG. 9 is illustrated. The source/drain region 380 includes the first epitaxy structure 362 and the epitaxy coat 372. The first epitaxy structure 362 has top portion 364 in which the epitaxy coat 372 permeates through to form a fringe portion 376 of the epitaxy coat 372. The epitaxy coat 372 piles up on a top portion 364 of the first epitaxy structure 362 and adds a thickness to the first epitaxy structure 362. This portion is referred to as a ridge portion 374. Thickness T_(N) represents entire thickness of the source/drain region 380 measured from the bottom of the first recess 350. Thickness T_(N) ranges between about 45 and 55 nm. N₁ and N₂ represent lower portion and upper portion of source/drain region 380 respectively. Lower portion N₁ is majorly constituted of the first epitaxy structure 362, and upper portion N₂ includes top portion 364 of the first epitaxy structure 362, fringe portion 376 and ridge portion 374 of the epitaxy coat 372. Lower portion N₁ has a thickness ranging between about 30-45 nm, and upper portion N₂ has a thickness greater than about 12 nm. In other words, the epitaxy coat 372 accounts for approximately one third (⅓) of thickness T_(N) of source/drain region 380.

Still referring to FIG. 15A, lower portion N₁ has a first dopant concentration, in which the first dopant has lattice constant greater than the fin structure 324, between about 5%/cm³ and 10%/cm³. Lower portion N₁ also has a second dopant concentration, in which the second dopant has lattice constant smaller than the fin structure 324, of about 2×10²⁰/cm³. Upper portion N₂ has the second dopant concentration between about 3×10²¹/cm³ and 4×10²¹/cm³. The source/drain region 380 exhibits second dopant concentration gradient that gradually reduces from the ridge portion 374 to fringe portion 376 and further down to lower portion N₁ of the first epitaxy structure. The ridge portion 374 has the highest second dopant concentration, while lower portion N₁ is milder because first dopant dilutes second dopant concentration. First dopant and second dopant concentration at lower portion N₁ is finely controlled at a predetermined level, or electrical leakage may occur.

Referring back to FIG. 9, the source/drain regions 380 are constituted of different types of dopants. In some embodiments, one of the dopant may be p-type stressor and the other n-type stressor. P-type stressor allows the first epitaxy structures 362 to grow in a specific orientation, resulting in slim, narrow, bar-like first epitaxy structures 362. Next, n-type stressor is used to form the epitaxy coat 372 and applies tensile stress to the fin structure 324. N-type stressor follows the bar-like first epitaxy structures 362 and is less likely to overstretch toward the STI regions 22. Source/drain regions 380 are not in a diamond shape and confined in the spaces left by the first recesses 350.

Referring to FIG. 10, second recesses 150 are formed. After the epitaxial growth of source/drain regions 380, the mask layer 52 is removed. The exposed portions of the fin structure 124 are not covered by gate dielectrics 142, gate electrode 144 and gate spacers 146 in the PMOS device region 10. The exposed portions of fin structure 124 may be removed by, for example, a dry etch. The covered portions of fin structure 124 are not removed. Slight consumption of covered portions of fin structure 124 may occur during etching process as illustrated in FIG. 10. The spaces left by the removed portions of fin structure 124 are referred to as second recesses 150. Second recesses 150 may have bottoms level with top surfaces 25 of the STI regions 22. Alternatively, the bottoms of second recesses 150 may be lower than top surfaces 25 of the STI regions 22 as shown in FIG. 10. NMOS device region 30 is covered by mask layer (not shown), for example, photo resist. The source/drain regions 380 are not removed and remain in PMOS device region 10 due to the protection of mask layer.

Due to shrinkage of cell dimension in ever compacting integrated circuit, densely arranged components imply limited spaces between each device. The slim, narrow, bar-like first epitaxy structures 362 ensures n-type stressor on NMOS device region 30 does not expand laterally to PMOS device region 10. The first epitaxy structures 362 are scaffoldings for the subsequently formed the epitaxy coat 372. The configuration of first epitaxy structures 362 prevents the epitaxy coat 372 from lateral development. When forming the second recesses 150 on PMOS device region 10, the source/drain regions 380 on NMOS device region 30 are less likely to be damaged, for example, by etching consumption.

FIG. 11 illustrates a cross-sectional view of the structure shown in FIG. 10. The cross-sectional view of PMOS device region 10 is obtained in a vertical plane crossing line X-X in FIG. 10, while the cross-sectional view of NMOS device region 30 is obtained in a vertical plane crossing X′-X′ in FIG. 6. Subsequent FIG. 12 that illustrates the cross-sectional views of PMOS device region 10 and NMOS device region 30 are in a same plane.

Referring to FIG. 11, the first recesses 150 have bottoms lower than top surfaces 25 of The STI regions 22. The covered portions of fin structure 124 is slightly consumed, while gate dielectric 152, gate electrode 154, and gate spacers 156 remain on the remaining fin structure 124.

Next, as shown in FIG. 12, second epitaxy structures 162 are epitaxially grown in the second recesses 150. The second epitaxy structures 162 have a lattice constant greater than the lattice constant of fin structure 124. During the epitaxial process of forming the second epitaxy structures 162, p-type dopants (impurities) such as germanium and boron may be doped with the proceeding epitaxial processes. The dopant concentration in terms of surface distribution may be between about 5%/cm³ and 10%/cm³. In some embodiments, low temperature condition is applied during the second epitaxy structures 162 formation. The temperature is lower than about 600° C. to allow the second epitaxy structures 162 to grow faster along <111> plane. Due to the selection of dopant, low temperature condition, and fine regulation of dopant concentration during epitaxy process, the second epitaxy structures 162 grow slower along <100> plane, and therefore elongated bar like second epitaxy structures 162 are formed. The second epitaxy structures 162 fill in the second recesses 150 and grow high in a direction that is away from the semiconductor substrate 20. In some embodiments, the second epitaxy structure 162 may have slanting sidewalls that taper gradually toward top surface. The second epitaxy structures 162 have a width measured between two the STI regions 22 and a height measured from bottoms of second recesses 150. The width is much smaller than the height to create slim bar like structures protruding over surfaces 25 of the STI regions 22. Source/drain regions 180 of PMOS device region 10 are then formed. Source/drain regions 180 are also alternatively referred to as source/drain stressors 180 and may have a lattice constant greater than the lattice constant of fin structure 124. With the lattice constant of source/drain regions 180 being greater than that of fin structure 124, source/drain regions 180 apply a compressive stress to fin structure 124, which forms the channel region of the resulting p-type FinFET device.

Referring to FIG. 13, the first epitaxy structures 362 and second epitaxy structures 162 may be made of same material that has lattice constant greater than fin structures 124 and 324. The first epitaxy structures 362 and second epitaxy structures 162 have the characteristics of fast growing along <111> crystal orientation. Under low temperature condition (e.g., lower than 600° C.), the phenomenon is even more pronounced. Aspect ratio of the first epitaxy structures 362 and the second epitaxy structures 162 may be controlled in the proceeding of epitaxy growth by tuning dopant concentration and ratio of different dopants. For example, when germanium and boron are used as p-type stressor, the ratio between germanium and boron (Ge:B) may be adjusted so as to obtain desirable configuration of the first epitaxy structures 362 and second epitaxy structures 162. As a result, the first epitaxy structure 362 and second epitaxy structure 162 are amorphous and have elongated bar-like shape when the first recesses 350 and second recesses 150 are filled in.

FIG. 14 illustrates a cross-sectional view of the structure shown in FIG. 13. The cross-sectional view of PMOS device region 10 is obtained in a vertical plane crossing line Y-Y in FIG. 13, while the cross-sectional view of NMOS device region 30 is obtained in a vertical plane crossing Y′-Y′ in FIG. 13.

Referring to FIGS. 14A and 14B, cross-sectional views of the first epitaxy structures 326 and the second epitaxy structures 126 are close to rectangle with narrow width and stretching height. The first epitaxy structures 362 and second epitaxy structures protrude over top surfaces 25 of the STI regions 22. Even with densely packed layout design, the patterning processes of PMOS device region 10 and NMOS device region 30 do not damage its neighbouring components. The second epitaxy structures 162 is on the PMOS device region 10 and not covered by the epitaxy coat 372, while the first epitaxy structure 362 is on the NMOS device region 30 and covered by the epitaxy coat 372.

FIG. 15B illustrates an enlarged view of region B in FIG. 14B. Referring to FIG. 15B, the source/drain region 380 includes the first epitaxy structure 362 contains p-type stressor that allows the first epitaxy structure 362 to grow into elongated bar-like shape. The first epitaxy structure 362 is used as the skeleton for the epitaxy coat 372. The epitaxy coat 372 contains n-type stressor that has lattice constant smaller than channel region 324. The epitaxy coat 372 grows conformally along contour of the first epitaxy structure 362 and therefore resembles a horseshoe clutching across the first epitaxy structure 362. The epitaxy coat 372 has a ridge portion 374 sitting on top of the first epitaxy structure 362. Due to epitaxial growing process, the epitaxy coat 372 permeates through into the top portion 364 of the first epitaxy structure 362. The fringe portion 376 refers to a buffer area where concentrations of p-type and n-type stressor vary gradually. More specifically, source/drain region 380 exhibits a concentration gradient. In terms of n-type stressor, the concentration gradient gradually reduces from the ridge portion 374 to the first epitaxy structure 362. The fringe portion 364 has an n-type stressor concentration lower than that of the ridge portion 374 while slightly higher than that of the first epitaxy structure 362.

Source/drain region 380 is on NMOS device region 30, and a material having lattice constant larger than the channel region 324 is used for scaffolding, and then the epitaxy coat 372 that contains a material having lattice constant smaller than the channel region 324 is used. The epitaxy coat 372 applies tensile stress to the channel region 324. It is not uncommon of an n-type source/drain region having excess dimension especially in terms of lateral development. When n-type stressor is epitaxially grown on an existing structure (i.e., first epitaxy structure), excess lateral development is minimized because epitaxy coat follows contour of first epitaxy structure. As shown in FIG. 15B, the epitaxy coat 372 wraps around the first epitaxy structure 362 in a thin layer and permeates slightly into the first epitaxy structure 362. Source/drain region 380 functions as n-type source/drain stressor and has p-type skeleton.

In an NMOS device region, using a first epitaxy structure having lattice constant larger than the channel region as scaffolding for the source/drain regions, and epitaxy coat blankets the first epitaxy structure to apply tensile stress to the channel region. Configuration of the source/drain regions is well controlled as elongated bar like structure to prevent excess lateral source/drain region development.

In some embodiments, a semiconductor device includes a semiconductor substrate, an n-type fin field effect transistor. The n-type fin field effect transistor includes a fin structure, a gate stack, and a source/drain region. The gate stack includes a gate dielectric and a gate electrode. The gate dielectric is disposed in between the fin structure and the gate electrode. The source/drain region includes an epitaxial structure and an epitaxy coat covering the epitaxial structure. The epitaxial structure is made of a material having a lattice constant larger than a channel region. The epitaxy coat is made of a material having a lattice constant lower than the channel region.

In some embodiments, a semiconductor device includes a semiconductor substrate, an n-type fin field effect transistor. The n-type fin field effect transistor includes a first fin structure, a gate stack, and a first source/drain region. The first gate stack includes a first gate dielectric and a first gate electrode. The first gate dielectric is disposed in between the first fin structure and the first gate electrode. The first source/drain region includes a first epitaxial structure and an epitaxy coat covering the first epitaxial structure. The first epitaxial structure includes a p-type stressor. The epitaxy coat includes an n-type stressor.

In some embodiments, a method of fabricating a semiconductor device includes forming a first fin structure and a second fin structure on a semiconductor substrate. A gate stack across the first fin structure and the second fin structure are formed. A portion of the first fin structure is removed to form a first recess. A first epitaxy structure is formed in the first recess. The first epitaxy structure includes a p-type stressor. An epitaxy coat is formed on the first epitaxy structure. The epitaxy coat includes an n-type stressor. A portion of the second fin structure is removed to form a second recess. A second epitaxy structure is formed in the second recess. The second epitaxy structure includes the p-type stressor.

The foregoing outlines features of several embodiments so that those skilled in the art may better understand the aspects of the present disclosure. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions, and alterations herein without departing from the spirit and scope of the present disclosure. 

1. A semiconductor device comprising: a semiconductor substrate; and an n-type fin field effect transistor (FinFET) comprising: a fin structure; a gate stack comprising a gate dielectric and a gate electrode, the gate dielectric disposed in between the fin structure and the gate electrode; and a source/drain region comprising an epitaxial structure and an epitaxy coat covering the epitaxial structure, wherein the epitaxial structure is made of a material having a lattice constant larger than a channel region, and the epitaxy coat is made of a material having a lattice constant smaller than the channel region.
 2. The semiconductor device of claim 1, wherein the epitaxy structure resembles an elongated bar extending along a <111> crystal orientation.
 3. The semiconductor device of claim 2, wherein the epitaxy structure has a top portion, and dopants from the epitaxy coat permeate into the top portion of the epitaxy structure.
 4. The semiconductor device of claim 3, wherein the top portion of the epitaxy structure has a higher n-type stressor concentration than the remaining portion of the epitaxy structure.
 5. The semiconductor device of claim 3, wherein the source/drain region shows a concentration gradient of the n-type stressor reducing gradually from the top portion.
 6. The semiconductor device of claim 1, wherein the epitaxy structure and the epitaxy coat are made of different materials.
 7. The semiconductor device of claim 1, wherein the epitaxy coat conforms to the epitaxy structure.
 8. A semiconductor device comprising: a semiconductor substrate; and an n-type fin field effect transistor (FinFET) comprising: a first fin structure; a first gate stack comprising a first gate dielectric and a first gate electrode, the first gate dielectric disposed in between the first fin structure and the first gate electrode; and a first source/drain region comprising a first epitaxy structure and an epitaxy coat covering the first epitaxy structure, wherein the first epitaxy structure includes a p-type stressor, and the epitaxy coat includes an n-type stressor.
 9. The semiconductor device of claim 8, further comprising: a p-type FinFET comprising: a second fin structure; a second gate stack comprising a second gate dielectric and a second gate electrode, the second gate dielectric disposed in between the second fin structure and the second gate electrode; a second source/drain region comprising a second epitaxy structure, wherein the second epitaxy structure includes the p-type stressor.
 10. The semiconductor device of claim 8, wherein the first epitaxy structure and the second epitaxy structure are made of the same material.
 11. The semiconductor device of claim 8, wherein the second epitaxy structure is substantially free of the epitaxy coat.
 12. The semiconductor device of claim 8, wherein the first epitaxy structure has a top portion, and dopants of the epitaxy coat permeate into the top portion of the first epitaxy structure.
 13. The semiconductor device of claim 12, wherein the top portion of the first epitaxy structure has a higher n-type stressor concentration than the remaining portion of the first epitaxy structure.
 14. The semiconductor device of claim 12, wherein the first source/drain region shows a concentration gradient of the n-type stressor reducing gradually from the top portion. 15-20. (canceled)
 21. The semiconductor device of claim 1, wherein the epitaxial structure is substantially rectangular.
 22. A semiconductor device comprising: a semiconductor substrate; and a fin field effect transistor (FinFET) comprising: an isolation region; a fin structure; and a source/drain region comprising an epitaxy structure including a first portion in the isolation region and a second portion that tapers from the first portion.
 23. The semiconductor device of claim 22, further comprising an epitaxy coat grown on the epitaxy structure.
 24. The semiconductor device of claim 23, further comprising a gate spacer, wherein the epitaxy coat is in contact with the gate spacer.
 25. The semiconductor device of claim 23, wherein the epitaxy coat is in contact with the isolation region.
 26. The semiconductor device of claim 23, wherein the epitaxy coat is formed conformally on a sidewall and a top surface of the epitaxy structure. 